Blog Detail

PCB LAYOUT AUTHORITY

http://pcb1001.blogspot.com/

This blog presents the most common design issues affecting signal integrity in high-speed digital hardware design. These include impedance control, terminations, ground/power planes, signal routing and crosstalk. Armed with the knowledge presented here, a digital designer will be able to recognize potential signal integrity problems at the earliest design stage. Also, they will be able to apply techniques presented to prevent these issues affecting the performance of their design.

• Added on: Jun 12th, 2009
• Country: United States
• Language: English

• Author: Gundam
• Listed in: Technology Engineering
• Tags: signal layout authority integrity pcb printed circuit board

View More Recent Posts

• Hardware and Layout Design Considerations for DDR2 SDRAM Memory Interfaces -- Designer’s Checklist

  Posted on Friday August 14th, 2009 at 05:58 pm in pcb layout, high speed design, ddr sdram guidelines, memory design guidelines, ddr2 guidelines

  The design guidelines presented in this document apply to products that leverage the DDR2 SDRAM IP core, and they are based on a compilation of internal platforms.The purpose of these guidelines is to minimize board-related issues across multiple mem...

• Ethernet Component Layout Guidelines

  Posted on Sunday July 26th, 2009 at 04:02 am in routing, high frequency, high speed design, pcb components, gigabit ethernet guidelines

  These sections provide recommendations for performing printed circuit board layouts. Good layout practices are essential to meet IEEE PHY conformance specifications and EMI regulatory requirements.Critical signal traces should be kept as short as pos...

• Gigabit Ethernet Controller Design --> General Design Considerations for Ethernet Controllers

  Posted on Saturday July 11th, 2009 at 08:07 am in pcb layout, high speed design, pcb components, high-frequency performance, gigabit ethernet guidelines

  Follow good engineering practices with respect to unused inputs by terminating them with pull-up or pull-down resistors, unless the datasheet, design guide or reference schematic indicates otherwise. Do not attach pull-up or pull-down resistors to a...

• Gigabit Ethernet Controller Design Consideration --> Ethernet Magnetic Layout Considerations

  Posted on Saturday July 11th, 2009 at 04:05 am in high frequency, pcb layout, high speed design, high-frequency performance, gigabit ethernet guidelines

  The Ethernet magnetic layout considerations are dependent on the external PHY. Please refer to the preferred external PHY Ethernet magnetic layout guide for the detailed requirements.The following are some general Gigabit Ethernet layout consideratio...

• Gigabit Ethernet Controller Design Guidelines --> Power and Ground Planes Considerations

  Posted on Saturday July 11th, 2009 at 03:42 am in pcb layout, high-frequency performance, gigabit ethernet guidelines, pcb stack-up

  The RJ-45 chassis ground and the digital ground should be isolated through a 1M Ohm resistor and a 0.1uF decoupling capacitor. And the gap between the chassis ground and digital ground must be wider than 60 mils.All the digital and analog power plane...

• Gigabit Ethernet Controller Design Guidelines --> Ethernet Magnetic Selection Considerations

  Posted on Saturday July 11th, 2009 at 03:29 am in pcb layout, high-frequency performance, gigabit ethernet guidelines, pcb stack-up

  The Ethernet magnetic is dependent on the external PHY. Please refer to the external PHY’s datasheet and reference schematic for the detailed requirement of the Ethernet magnetic.The following is the reference Ethernet magnetic circuit (single RJ-4...

Post A Comment/Review

Log In or Sign Up to leave a comment.